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Figure 1. In a G4FET, the four gates (G1, G2, JG1, and JG2) can be biased independently. JG1 and JG2
can be considered as extra gates that provide additional degrees of freedom for design and opera-
tion, beyond those of a conventional MOSFET.
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r G4FET Implementations of Some Logic Circuits
One circuit can be made to perform multiple logic functions.
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ADJUSTABLE-THRESHOLD INVERTER OR
REAL-TIME-RECONFIGURABLE LOGIC GATE
Some logic circuits have been built
and demonstrated to work substantially
as intended, all as part of a continuing
effort to exploit the high degrees of de-
sign flexibility and functionality of the
electronic devices known as G4FETs and
described below. These logic circuits are
intended to serve as prototypes of more-
complex advanced programmable-logic-
device-type integrated circuits, including
field-programmable gate arrays
(FPGAs). In comparison with prior
FPGAs, these advanced FPGAs could be
much more efficient because the func-
tionality of G4FETs is such that fewer dis-
crete components are needed to per-
form a given logic function in G4FET
circuitry than are needed perform the
same logic function in conventional
transistor-based circuitry. The underly-
ing concept of using G4FETs as building
blocks of programmable logic circuitry
was also described, from a different per-
spective, in “G4FETs as Universal and
Programmable Logic Gates” (NPO-
41698), NASA Tech Briefs, Vol. 31, No. 7
(July 2007), page 44.
A G4FET can be characterized as an
accumulation-mode silicon-on-insulator
(SOI) metal oxide/semiconductor field-
effect transistor (MOSFET) featuring
two junction field-effect transistor
(JFET) gates. The structure of a G4FET
(see Figure 1) is the same as that of a p-
channel inversion-mode SOI MOSFET
with two body contacts on each side of
the channel. The top gate (G1), the sub-
strate emulating a back gate (G2), and
the junction gates (JG1 and JG2) can be
biased independently of each other and,
hence, each can be used to independ-
ently control some aspects of the con-
duction characteristics of the transistor.
The independence of the actions of the
four gates is what affords the enhanced
functionality and design flexibility of
G4FETs.
The present G4FET logic circuits in-
clude an adjustable-threshold inverter, a
real-time-reconfigurable logic gate, and
a dynamic random-access memory
(DRAM) cell (see Figure 2). The config-
uration of the adjustable-threshold in-
verter is similar to that of an ordinary
complementary metal oxide semicon-
ductor (CMOS) inverter except that an
NMOSFET (a MOSFET having an n-
doped channel and a p-doped Si sub-
strate) is replaced by an n-channel
G4FET. The side gates (JG1 and JG2)
are used to linearly modulate the
threshold voltage of the G 4FET, thereby
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modulating the switching threshold
voltage of the inverter. By judiciously se-
lecting the design and operational pa-
rameters that affect the switching
threshold voltage, the inverter can be
made to function as a quaternary down
literal converter. (The term “down lit-
eral converter” denotes a circuit that
performs a function, known as the down
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Figure 2. These G4FET Logic Circuits can be building blocks of complex programmable logic devices.
NASA Tech Briefs, October 2009
https://ntrs.nasa.gov/search.jsp?R=20090035875 2019-08-30T08:09:28+00:00Z
Figure 1. An Electrically Variable Capacitor of the type described in the text can be fabricated on a sil-
icon or other substrate as part of an integrated circuit.
literal function, that is the fundamental
element in multi-valued logic.) Hence,
the adjustable-threshold inverter can be
made a basic building block of quater-
nary logic circuits.
The real-time-reconfigurable logic
gate can be realized, in a circuit partly
resembling the adjustable-threshold in-
verter, by applying the logic input signals
to JG1 and JG2 and connecting the
input terminal of what would otherwise
be the inverter to a constant reference
voltage (that is, making Vin a constant
voltage). The number of transistors in
this circuit is smaller than in a classical
CMOS circuit that performs an equiva-
lent logic function. The same hardware
can be made to form any of three differ-
ent functions: Depending on the value
of Vin, the function is disabled output
( Vout = VDD or 0), the NOR of the logic
levels represented by VJG1 and VJG2, or
the NAND of the logic levels repre-
sented by VJG1 and VJG2.
In the DRAM cell, the lateral inver-
sion-mode PMOSFET (a MOSFET hav-
ing a p-doped channel and an n-doped
Si substrate) inherent in the n-channel
G4FET is used for writing data in the
horizontal direction, while the p-chan-
nel JFET serves to read the data in the
vertical direction. When the WWL sig-
nal turns on the PMOS switch, the po-
tential of the storage node (SN) is mod-
ulated by WBL. When writing is
disabled, SN is isolated, and during the
retention time, its depletion region is
more or less extended toward the body,
depending on value of the datum
stored in it. As a result, the resistance of
the JFET channel in the vertical direc-
tion is affected, causing the sensing cur-
rent (Isense) to be a function of the
stored data. The sensing-current char-
acteristics can be optimized via the lay-
out of the G4FET structure.
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r Electrically Variable or Programmable Nonvolatile Capacitors
Capacitances are measured using small AC signals or changed using larger pulses.
Marshall Space Flight Center, Alabama
Electrically variable or programmable
capacitors based on the unique proper-
ties of thin perovskite films are undergo-
ing development. These capacitors
show promise of overcoming two impor-
tant deficiencies of prior electrically
programmable capacitors:
• Unlike in the case of varactors, it is not
necessary to supply power continu-
ously to make these capacitors retain
their capacitance values. Hence, these
capacitors may prove useful as compo-
nents of nonvolatile analog and digital
electronic memories.
• Unlike in the case of ferroelectric ca-
pacitors, it is possible to measure the
capacitance values of these capacitors
without changing the values. In other
words, whereas readout of ferroelectric
capacitors is destructive, readout of
these capacitors can be nondestructive.
A capacitor of this type is a simple two-
terminal device. It includes a thin film of
a suitable perovskite as the dielectric
layer, sandwiched between two metal or
metal oxide electrodes (for example, see
Figure 1). The utility of this device as a
variable capacitor is based on a phenom-
enon, known as electrical-pulse-induced
capacitance (EPIC), that is observed in
thin perovskite films and especially in
those thin perovskite films that exhibit
the colossal magnetoresistive (CMR) ef-
fect. In EPIC, the application of one or
more electrical pulses that exceed a
threshold magnitude (typically some-
what less than 1 V) gives rise to a non-
volatile change in capacitance. The
change in capacitance depends on the
magnitude duration, polarity, and num-
ber of pulses. It is not necessary to apply
a magnetic field or to cool the device
below (or heat it above) room tempera-
ture to obtain EPIC. Examples of suit-
able CMR perovskites include
Pr1_.,Ca.,MnO3, La1_.,Ca.,MnO3, La1_ .,S-
r.,MnO3, and Nb1_.,Ca.,MnO3 .
Figure 2 is a block diagram showing
an EPIC capacitor connected to a circuit
that can vary the capacitance, measure
the capacitance, and/or measure the re-
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